

Is Now Part of



ON Semiconductor®

To learn more about ON Semiconductor, please visit our website at www.onsemi.com

ON Semiconductor and the ON Semiconductor logo are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any EDA Class 3 medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, emplo



April 2007

FDS8876 N-Channel PowerTrench® MOSFET

30V, 12.5A, 8.2mΩ

Features

- $r_{DS(on)} = 8.2 \text{m}\Omega$, $V_{GS} = 10 \text{V}$, $I_D = 12.5 \text{A}$
- $r_{DS(on)} = 10.2m\Omega$, $V_{GS} = 4.5V$, $I_D = 11.4A$
- High performance trench technology for extremely low r_{DS(on)}
- Low gate charge
- High power and current handling capability
- RoHS Compliant




General Description

This N-Channel MOSFET has been designed specifically to improve the overall efficiency of DC/DC converters using either synchronous or conventional switching PWM controllers. It has been optimized for low gate charge, low $r_{\text{DS}(\text{on})}$ and fast switching speed.

Applications

■ DC/DC converters





-55 to 150

Symbol	Parameter	Ratings	Units
V _{DSS}	Drain to Source Voltage	30	V
V_{GS}	Gate to Source Voltage	±20	V
	Drain Current		
	Continuous ($T_A = 25^{\circ}$ C, $V_{GS} = 10$ V, $R_{\theta JA} = 50^{\circ}$ C/W)	12.5	Α
ID	Continuous ($T_A = 25^{\circ}$ C, $V_{GS} = 4.5$ V, $R_{\theta,JA} = 50^{\circ}$ C/W)	11.4	Α
	Pulsed	91	Α
E _{AS}	Single Pulse Avalanche Energy (Note 1)	105	mJ
	Power dissipation	2.5	W
P_{D}	Derate above 25°C	20	mW/°C

Thermal Characteristics

 T_J, T_{STG}

$R_{\theta JC}$	Thermal Resistance, Junction to Case (Note 2)	25	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient (Note 2a)	50	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient (Note 2b)	125	°C/W

Package Marking and Ordering Information

Operating and Storage Temperature

Device Marking	Device	Package	Reel Size	Tape Width	Quantity
FDS8876	FDS8876	SO-8	330mm	12mm	2500 units

Electrical Characteristics T_J = 25°C unless otherwise noted

Symbol	Parameter Test Conditions		Min	Тур	Max	Units
Off Char	acteristics					
B _{VDSS}	Drain to Source Breakdown Voltage	$I_D = 250 \mu A, V_{GS} = 0 V$	30	-	-	V
I _{DSS} Zero Gate Voltage Drain Current		V _{DS} = 24V	-	-	1	^
		$V_{GS} = 0V$ $T_J = 150^{\circ}C$	-	-	250	μА
I _{GSS}	Gate to Source Leakage Current	$V_{GS} = \pm 20V$	-	-	±100	nA

On Characteristics

V _{GS(TH)}	Gate to Source Threshold Voltage	$V_{GS} = V_{DS}, I_{D} = 250 \mu A$	1.2	-	2.5	V
r _{DS(on)} Drain to Source On Resistance	I _D = 12.5A, V _{GS} = 10V	-	6.8	8.2		
	Drain to Source On Resistance	$I_D = 11.4A, V_{GS} = 4.5V$	-	8.3	10.2	mΩ
		$I_D = 12.5A, V_{GS} = 10V,$ $T_A = 150^{\circ}C$	-	10.9	14.1	- 1115.2

Dynamic Characteristics

C _{ISS}	Input Capacitance	\\ - 15\\ \\ - 0\\	ı	1650	-	pF
C _{OSS}	Output Capacitance	$V_{DS} = 15V, V_{GS} = 0V,$ = 1 MHz	-	330	-	pF
C _{RSS}	Reverse Transfer Capacitance	1 - 1101112	-	180	-	pF
R_G	Gate Resistance	V_{GS} = 0.5V, f = 1MHz	0.6	2.3	4.0	Ω
$Q_{g(TOT)}$	Total Gate Charge at 10V	V _{GS} = 0V to 10V	ı	28	36	nC
$Q_{g(5)}$	Total Gate Charge at 5V	$V_{GS} = 0V \text{ to } 5V$ $V_{DD} = 15V$ $I_{D} = 12.5A$	ı	15	20	nC
$Q_{g(TH)}$	Threshold Gate Charge	$V_{GS} = 0V \text{ to } 1V$ $I_{g} = 1.0 \text{mA}$	ı	1.5	2.0	nC
Q_{gs}	Gate to Source Gate Charge			4.3	-	nC
Q _{gs2}	Gate Charge Threshold to Plateau		-	2.8	-	nC
Q_{gd}	Gate to Drain "Miller" Charge		ı	5.0	-	nC

Switching Characteristics $(V_{GS} = 10V)$

t _{ON}	Turn-On Time		-	-	63	ns
t _{d(ON)}	Turn-On Delay Time		-	8	-	ns
t _r	Rise Time	V _{DD} = 15V, I _D = 12.5A	-	34	-	ns
t _{d(OFF)}	Turn-Off Delay Time	V_{GS} = 10V, R_{GS} = 10 Ω	-	53	-	ns
t _f	Fall Time		-	19	-	ns
t _{OFF}	Turn-Off Time		-	-	108	ns

Drain-Source Diode Characteristics

V_{SD}	Source to Drain Diode Voltage	I _{SD} = 12.5A	-	-	1.25	V
	Source to Drain Diode Voltage	I _{SD} = 2.1A	-	-	1.0	V
t _{rr}	Reverse Recovery Time	I_{SD} = 12.5A, dI_{SD}/dt = 100A/ μ s	-	-	29	ns
Q _{RR}	Reverse Recovered Charge	I_{SD} = 12.5A, dI_{SD}/dt = 100A/ μ s	-	-	15	nC

- Notes:
 Starting T_J = 25°C, L = 1mH, I_{AS} = 14.5A, V_{DD} = 30V, V_{GS} = 10V.
 R_{0JA} is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. R_{0JC} is guaranteed by design while R_{0JA} is determined by the user's board design.
 a) 50°C/W when mounted on a 1in² pad of 2 oz copper.
 - b) 125°C/W when mounted on a minimum pad.




Figure 1. Normalized Power Dissipation vs
Ambient Temperature

Figure 2. Maximum Continuous Drain Current vs
Ambient Temperature




Figure 3. Normalized Maximum Transient Thermal Impedance




Figure 4. Single Pulse Maximum Power Dissipation

100 | The control of the control o

Typical Characteristics T_J = 25°C unless otherwise noted

NOTE: Refer to Fairchild Application Notes AN7514 and AN7515

Figure 5. Unclamped Inductive Switching

Capability

TIME IN AVALANCHE (ms)

100

10

0.01




Figure 6. Transfer Characteristics




Figure 7. Saturation Characteristics




Figure 8. Drain to Source On Resistance vs Gate Voltage and Drain Current




Figure 9. Normalized Drain to Source On Resistance vs Junction Temperature




Figure 10. Normalized Gate Threshold Voltage vs Junction Temperature

Typical Characteristics T_J = 25°C unless otherwise noted





Figure 11. Normalized Drain to Source **Breakdown Voltage vs Junction Temperature**



3000

Figure 12. Capacitance vs Drain to Source Voltage




Figure 13. Gate Charge Waveforms for Constant **Gate Currents**





Figure 14. Forward Bias Safe Operating Area

Test Circuits and Waveforms



BV_{DSS}


V_{DS}

V_{DD}

V_{DD}

Figure 15. Unclamped Energy Test Circuit

Figure 16. Unclamped Energy Waveforms







Figure 17. Gate Charge Test Circuit

Figure 18. Gate Charge Waveforms






Figure 19. Switching Time Test Circuit

Figure 20. Switching Time Waveforms

Thermal Resistance vs. Mounting Pad Area

The maximum rated junction temperature, T_{JM} , and the thermal resistance of the heat dissipating path determines the maximum allowable device power dissipation, P_{DM} , in an application. Therefore the application's ambient temperature, T_A (°C), and thermal resistance $R_{\theta JA}$ (°C/W) must be reviewed to ensure that T_{JM} is never exceeded. Equation 1 mathematically represents the relationship and serves as the basis for establishing the rating of the part.

$$P_{DM} = \frac{(T_{JM} - T_A)}{R_{\theta JA}}$$
 (EQ. 1)

In using surface mount devices such as the SO8 package, the environment in which it is applied will have a significant influence on the part's current and maximum power dissipation ratings. Precise determination of P_{DM} is complex and influenced by many factors:

- Mounting pad area onto which the device is attached and whether there is copper on one side or both sides of the board.
- The number of copper layers and the thickness of the board
- 3. The use of external heat sinks.
- 4. The use of thermal vias.
- 5. Air flow and board orientation.
- For non steady state applications, the pulse width, the duty cycle and the transient thermal response of the part, the board and the environment they are in.

Fairchild provides thermal information to assist the designer's preliminary application evaluation. Figure 21 defines the $R_{\theta,JA}$ for the device as a function of the top copper (component side) area. This is for a horizontally positioned FR-4 board with 1oz copper after 1000 seconds of steady state power with no air flow. This graph provides the necessary information for calculation of the steady state junction temperature or power dissipation. Pulse applications can be evaluated using the Fairchild device Spice thermal model or manually utilizing the normalized maximum transient

thermal impedance curve.

Thermal resistances corresponding to other copper areas can be obtained from Figure 21 or by calculation using Equation 2. The area, in square inches is the top copper area including the gate and source pads.

$$R_{\theta JA} = 64 + \frac{26}{0.23 + Area}$$
 (EQ. 2)

The transient thermal impedance $(Z_{\theta JA})$ is also effected by varied top copper board area. Figure 22 shows the effect of copper pad area on single pulse transient thermal impedance. Each trace represents a copper pad area in square inches corresponding to the descending list in the graph. Spice and SABER thermal models are provided for each of the listed pad areas.

Copper pad area has no perceivable effect on transient thermal impedance for pulse widths less than 100ms. For pulse widths less than 100ms the transient thermal impedance is determined by the die and package. Therefore, CTHERM1 through CTHERM5 and RTHERM1 through RTHERM5 remain constant for each of the thermal models. A listing of the model component values is available in Table 1.




Figure 21. Thermal Resistance vs Mounting
Pad Area




Figure 22. Thermal Impedance vs Mounting Pad Area

PSPICE Electrical Model .SUBCKT FDS8876 2 1 3; rev January 2005 Ca 12 8 10.3e-10 Cb 15 14 10.3e-10 Cin 6 8 1.6e-9 Dbody 7 5 DbodyMOD Dbreak 5 11 DbreakMOD **LDRAIN** DPLCAP DRAIN Dplcap 10 5 DplcapMOD 10 Ebreak 11 7 17 18 33.7 RLDRAIN RSLC1 Eds 14 8 5 8 1 DBREAK Y Egs 13 8 6 8 1 RSLC2 Esa 6 10 6 8 1 **ESLC** 11 Evthres 6 21 19 8 1 Evtemp 20 6 18 22 1 50 ≶rdrain **DBODY EBREAK** ESG It 8 17 1 **EVTHRES** MWEAK Lgate 1 9 5.29e-9 **EVTEMP** LGATE Ldrain 2 5 1.0e-9 **RGATE** ■MMED Lsource 3 7 0.18e-10 RLGATE RLgate 1 9 52.9 LSOURCE CIN SOURCE RLdrain 2 5 10 RLsource 3 7 1.8 RSOURCE RLSOURCE Mmed 16 6 8 8 MmedMOD **RBREAK** Mstro 16 6 8 8 MstroMOD <u>13</u> 8 <u>14</u> 13 17 Mweak 16 21 8 8 MweakMOD S1B RVTEMP Rbreak 17 18 RbreakMOD 1 СВ 19 CA Rdrain 50 16 RdrainMOD 2.6e-3 IT 14 Rgate 9 20 2.3 VRAT FGS FDS RSLC1 5 51 RSLCMOD 1e-6 RSLC2 5 50 1e3 Rsource 8 7 RsourceMOD 3.8e-3 **RVTHRES** Rvthres 22 8 RvthresMOD 1 Rvtemp 18 19 RvtempMOD 1 S1a 6 12 13 8 S1AMOD S1b 13 12 13 8 S1BMOD S2a 6 15 14 13 S2AMOD S2b 13 15 14 13 S2BMOD Vbat 22 19 DC 1 ESLC 51 50 VALUE={(V(5,51)/ABS(V(5,51)))*(PWR(V(5,51)/(1e-6*170),5))} .MODEL DbodyMOD D (IS=2.0E-12 IKF=10 N=1.01 RS=5.6e-3 TRS1=8e-4 TRS2=2e-7 + CJO=5.7e-10 M=0.52 TT=7e-11 XTI=2) .MODEL DbreakMOD D (RS=0.2 TRS1=1e-3 TRS2=-8.9e-6) .MODEL DplcapMOD D (CJO=5.3e-10 IS=1e-30 N=10 M=0.37) .MODEL MmedMOD NMOS (VTO=1.9 KP=5 IS=1e-30 N=10 TOX=1 L=1u W=1u RG=2.3) .MODEL MstroMOD NMOS (VTO=2.42 KP=150 IS=1e-30 N=10 TOX=1 L=1u W=1u) .MODEL MweakMOD NMOS (VTO=1.62 KP=0.02 IS=1e-30 N=10 TOX=1 L=1u W=1u RG=23 RS=0.1) .MODEL RbreakMOD RES (TC1=8.3e-4 TC2=-8e-7) .MODEL RdrainMOD RES (TC1=8.0e-3 TC2=1.0e-6)

.MODEL RSLCMOD RES (TC1=1e-4 TC2=1e-6)

.MODEL RsourceMOD RES (TC1=1e-3 TC2=3e-6)

.MODEL RvthresMOD RES (TC1=-2.0e-3 TC2=-6e-6)

.MODEL RytempMOD RES (TC1=-1.8e-3 TC2=2e-7)

.MODEL S1AMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=-4 VOFF=-3.5)

.MODEL S1BMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=-3.5 VOFF=-4)

.MODEL S2AMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=-1.5 VOFF=-1.0)

.MODEL S2BMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=-1.0 VOFF=-1.5)

FNDS

Note: For further discussion of the PSPICE model, consult A New PSPICE Sub-Circuit for the Power MOSFET Featuring Global Temperature Options; IEEE Power Electronics Specialist Conference Records, 1991, written by William J. Hepp and C. Frank Wheatley.

SABER Electrical Model **REV January 2005** template FDS8876 n2,n1,n3 electrical n2,n1,n3 var i iscl dp..model dbodymod = (isl=2.0e-12,ikf=10,nl=1.01,rs=5.6e-3,trs1=8e-4,trs2=2e-7,cjo=5.7e-10,m=0.52,tt=7e-11,xti=2) dp..model dbreakmod = (rs=0.2.trs1=1e-3.trs2=-8.9e-6) dp..model dplcapmod = (cjo=5.3e-10,isl=10e-30,nl=10,m=0.37) $m..model mmedmod = (type=_n,vto=1.9,kp=5,is=1e-30,tox=1)$ m..model mstrongmod = (type=_n,vto=2.42,kp=150,is=1e-30, tox=1) m..model mweakmod = $(type=_n, vto=1.62, kp=0.02, is=1e-30, tox=1, rs=0.1)$ sw_vcsp..model s1amod = (ron=1e-5,roff=0.1,von=-4,voff=-3.5) LDRAIN sw_vcsp..model s1bmod = (ron=1e-5,roff=0.1,von=-3.5,voff=-4) DRAIN sw_vcsp..model s2amod = (ron=1e-5,roff=0.1,von=-1.5,voff=-1.0) 10 sw vcsp..model s2bmod = (ron=1e-5,roff=0.1,von=-1.0,voff=-1.5) RLDRAIN FRSLC1 c.ca n12 n8 = 10.3e-10c.cb n15 n14 = 10.3e-10 51 RSLC2 ₹ c.cin n6 n8 = 1.6e-9ISCL dp.dbody n7 n5 = model=dbodymod 50 DBREAK _ dp.dbreak n5 n11 = model=dbreakmod ≶rdrain 8 **ESG** dp.dplcap n10 n5 = model=dplcapmod DBODY **EVTHRES** spe.ebreak n11 n7 n17 n18 = 33.7 19 8 MWEAK **LGATE EVTEMP** spe.eds n14 n8 n5 n8 = 1 **RGATE EBREAK** spe.egs n13 n8 n6 n8 = 1 20 ■MSTRO spe.esg n6 n10 n6 n8 = 1 RLGATE spe.evthres n6 n21 n19 n8 = 1 LSOURCE CIN SOURCE spe.evtemp n20 n6 n18 n22 = 1 Q RSOURCE i.it n8 n17 = 1RLSOURCE I.lgate n1 n9 = 5.29e-9RBRFAK 14 13 I.ldrain n2 n5 = 1.0e-9 17 I.Isource n3 n7 = 0.18e-9RVTEMP CB 19 res.rlgate n1 n9 = 52.9 CA IT res.rldrain n2 n5 = 10 VBAT res.rlsource n3 n7 = 1.8 EGS **EDS** m.mmed n16 n6 n8 n8 = model=mmedmod, I=1u, w=1u m.mstrong n16 n6 n8 n8 = model=mstrongmod, l=1u, w=1u **RVTHRES** m.mweak n16 n21 n8 n8 = model=mweakmod, l=1u, w=1u res.rbreak n17 n18 = 1, tc1=8.3e-4,tc2=-8e-7 res.rdrain n50 n16 = 2.6e-3, tc1=8.0e-3,tc2=1.0e-6 res.rgate n9 n20 = 2.3 res.rslc1 n5 n51 = 1e-6, tc1=1e-4,tc2=1e-6 res.rslc2 n5 n50 = 1e3 res.rsource n8 n7 = 3.8e-3, tc1=1e-3,tc2=3e-6 res.rvthres n22 n8 = 1, tc1=-2.0e-3,tc2=-6e-6 res.rvtemp n18 n19 = 1, tc1=-1.8e-3,tc2=2e-7 sw vcsp.s1a n6 n12 n13 n8 = model=s1amod sw_vcsp.s1b n13 n12 n13 n8 = model=s1bmod sw_vcsp.s2a n6 n15 n14 n13 = model=s2amod sw_vcsp.s2b n13 n15 n14 n13 = model=s2bmod v.vbat n22 n19 = dc=1 equations { i (n51->n50) +=iscl |sc| = ((v(n5,n51)/(1e-9+abs(v(n5,n51))))*((abs(v(n5,n51)*1e6/170))** 5))}




TABLE 1. THERMAL MODELS

COMPONANT	0.04 in ²	0.28 in ²	0.52 in ²	0.76 in ²	1.0 in ²
CTHERM6	1.2e-1	1.5e-1	2.0e-1	2.0e-1	2.0e-1
CTHERM7	0.5	1.0	1.0	1.0	1.0
CTHERM8	1.3	2.8	3.0	3.0	3.0
RTHERM6	26	20	15	13	12
RTHERM7	39	24	21	19	18
RTHERM8	55	38.7	31.3	29.7	25





TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

LIFE SUPPORT POLICY
FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.

2. A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild Semiconductor. The datasheet is printed for reference information only.

Rev. I26

ON Semiconductor and in are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdt/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and exp

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800-282-9855 Toll Free USA/Canada
Europe, Middle East and Africa Technical Support:
Phone: 421 33 790 2910
Japan Customer Focus Center
Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative